Pascal MMU Format Changes:

Highlights:

- Expanded Virtual Addressing Upto 49 Bits of VA.
- Expanded physical addressing for system memory Up to 47 bits of sysmem PA.
- Support for 2MB big pages.
- Dropped support for 128KB Big Pages.
- 5 Level Format to support the expanded virtual addressing.
- All page levels/tables are now 4KB in size.

Page Table Format:



Page	Level	Sizes	and	Coverage:
------	-------	--------------	-----	-----------

Page Type		4KB	64KB	2MB
Page	Size	4KB	64KB	2MB
	Alignment	4KB	64KB	2MB
Page Table	Number of Entries	512	32	
	Size	4KB	256B Multiple page tables	Uses
			can be packed into one 4K page	PD0
	Coverage	2MB	2MB	
Page Directory0	Number of Entries	256	256	256
	Number of bits	8	8	8
	Size	4KB	4KB	4KB
	Coverage	512MB	512MB	512MB
Page Directory1	Number of Entries	512	512	512
	Number of Bits	9	9	9
	Size	4KB	4KB	4KB
	Coverage	256GB	256GB	256GB
Page Directory2	Number of Entries	512	512	512
	Number of Bits	9	9	9
	Size	4KB	4KB	4KB
	Coverage	128TB	128TB	128TB
Page Directory3	Number of Entries	4	4	4
	Number of Bits	2	2	2
	Size	4KB	4KB	4KB
	Coverage	512TB	512TB	512TB

49 Bit VA breakdown:

PD3 [48:47]	PD2 [46:38]	PD1 [37:29]	PD0 [28:21]	2MB [0:	PAGE 20]
				PT (64K) [20:16]	64k Page [15:0]
				PT (4K)	4k Page
				[20:12]	[11:0]

Page Level structure:

Upper Page Directory Levels(PDE1 and above)

Field	Mnemonic	Width	Semantics
Valid	V	1	Indicates that the entry is a PTE. Should be 0 for all levels.

Aperture	A[1:0]	2	Aperture for the next level:
			0 = invalid
			1 = local video memory
			2 = coherent system memory
			3 = non-coherent system memory.
			Setting this field to 0 (invalid) indicates that the next level is not valid. Except
			for VOL, the remaining fields are undefined.
Physical	PA[39:12]	28	Pointer to physical memory containing the next level. The five level page table
Address	PA[57:12]	46	format has 46 bits for sysmem addresses.
			The format supports a 58 bit physical address space for sysmem. In the PTE,
			the upper 18 bits of the physical address share the bits and CompTag Line.
			Although the page table support 58 bits, the hardware supports 47 bits of
			sysmem addresses.
Volatile	VOL	1	Accesses to the next level are volatile.
			If Valid and Aperture are 0, and Volatile is 1, then the PDE is sparse.
Total		50	

Lower Page Directory (PDE0):

Field	Mnemonic	Width	Semantics
Valid	V	1	If valid is 0, the entry is a PDE, and the following fields apply. If valid is 1, the
			entry is a 2MB PTE, and the PTE fields apply.
Aperture	AB[1:0]	2	Aperture for the big page page table:
(Big pages)			0 = invalid
			1 = local video memory
			2 = coherent system memory
			3 = non-coherent system memory.
			Setting this field to 0 (invalid) indicates that the big page page table is not
			valid. Except for VOLB, the remaining big page fields are undefined.
Physical	PAB[39:12]	28	Pointer to physical memory containing the big page page table. The five level
Address	PAB[57:12]	46	format has 46 bits for sysmem addresses, but only 35 bits are used by the
(Big pages)			hardware.
Aperture	AS[1:0]	2	Aperture for the small page page table:
(Small			0 = invalid
pages)			1 = local video memory
			2 = coherent system memory
			3 = non-coherent system memory.
			Setting this field to 0 (invalid) indicates that the small page page table is not
			valid. Except for VOLB, the remaining small page fields are undefined.
Volatile	VOLS	1	Small page page table accesses are volatile.
(Small			
pages)			
Volatile	VOLB	1	Big page page table accesses are volatile. If Valid and both Aperture fields
(Big pages)			are 0, and Volatile is high, then the PDE is sparse.
Physical	PAS[39:12]	28	Pointer to physical memory containing the small page page table. The five
Address	PAS[57:12]	46	level page table format has 46 bits for sysmem addresses, but only 35 bits
(Small			are used.
pages)			
Total		64	64 bits for the two level format and 99 bits for the five level format

99	
----	--

Page Table Format:

Field	Mnemonic	Width	Semantics
Valid	V	1	Indicates if the PTE is valid. If the PTE is not valid, all other fields, except
			Privileged and Volatile, are ignored.
Privileged	Р	1	Setting this bit causes non-privileged requests to fault when accessing this
			page. Setting this bit in a invalid big page PTE indicates that no small page
			PTEs in this range are valid.
Read-Only	RO	1	Setting this bit causes writes to this page to fault.
Atomic-	AD	1	Setting this bit disables atomic accesses.
Disable			
Encryption	E	1	Do not use. Set to 0
Physical	PA[39:12]	28	Pointer to the physical address of the base of the page. PA[39:37] is shared
Address	PA[57:12]	46	with PEER[2:0]. The five level page table format has 46 bits for sysmem
			addresses, but only 35 bits are used. PA[57:40] is shared with CTL[17:0].
Peer ID	PEER[2:0]	3	Indicates the target peer when the aperture is peer. Shared with
			PA[39:37].
Aperture	A[1:0]	2	Aperture for pages:
			0 = local video memory
			1 = peer video memory
			2 = coherent system memory
			3 = non-coherent system memory
Volatile	VOL	1	Page accesses are volatile. If Valid is 0 and Volatile is 1, the PTE is sparse.
Kind	K[7:0]	8	Compression info
CompTag	CTL[17:0]	18	Indicates comp tag number. Shared with PA[57:40].
Line			
Total		62	

Details:

VOL:

The VOL bit indicates that the data for this page or page table is volatile and should not be cached in the L2 cache. This bit applies to system memory and peer apertures. On regular GPU's, L2 always caches local video memory pages, this bit is ignored when the aperture is local video memory. On Tegra chips, VOL applies to all apertures. Pages must be flushed from L2 when their cache policy changes.

VOL has meaning for invalid PDEs and PTEs. If the PDE or PTE in invalid and VOL is high, the MMU treats the range mapped by the PDE or PTE as sparse. The MMU redirects accesses to sparse ranges to one of the two SM debug dummy pages, unless the client is TEX or PROP. Redirection happens even if SM debug mode is disabled. The MMU returns an ACK to naïve clients. It returns a silent NACK to clients that are aware of sparse accesses. The lowest level PDE has two pointers, one to map small pages and one to map big pages. The big page VOL bit determines sparseness when both pointers are not valid. The lowest level PDE cannot be sparse if either or both pointers are valid.

Atomic Disable:

The Atomic Disable bit disables atomic requests to the page. An atomic request to a page with Atomic Disable high will fault. This bit is used to grant exclusive access to a page by revoking the mappings to this page as part of handling the atomic fault.